## Ultra-Small, Octal Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I<sup>2</sup>C Interface

#### **General Description**

The MAX5823/MAX5824/MAX5825 8-channel, low-power, 8-/10-/12-bit, voltage-output digital-to-analog converters (DACs) include output buffers and an internal 3ppm/°C reference that is selectable to be 2.048V, 2.500V, or 4.096V. The MAX5823/MAX5824/MAX5825 accept a wide supply voltage range of 2.7V to 5.5V with extremely low power (6mW) consumption to accommodate most low-voltage applications. A precision external reference input allows rail-to-rail operation and presents a 100k $\Omega$  (typ) load to an external reference.

The MAX5823/MAX5824/MAX5825 have an I<sup>2</sup>Ccompatible, 2-wire interface that operates at clock rates up to 400kHz. The DAC output is buffered and has a low supply current of less than 250µA per channel and a low offset error of ±0.5mV (typ). On power-up, the MAX5823/ MAX5824/MAX5825 reset the DAC outputs to zero or mid-scale based on the status of M/Z logic input, providing flexibility for a variety of control applications. The internal reference is initially powered down to allow use of an external reference. The MAX5823/MAX5824/MAX5825 allow simultaneous output updates using software LOAD commands or the hardware load DAC logic input (LDAC).

The MAX5823/MAX5824/MAX5825 feature a watchdog function which can be enabled to monitor the I/O interface for activity and integrity.

A clear logic input (CLR) allows the contents of the CODE and the DAC registers to be cleared asynchronously and simultaneously sets the DAC outputs to the programmable default value. The MAX5823/MAX5824/MAX5825 are available in a 20-pin TSSOP and an ultra-small, 20-bump WLP package and are specified over the -40°C to +125°C temperature range.

### **Applications**


- Programmable Voltage and Current Sources
- Gain and Offset Adjustment
- Automatic Tuning and Optical Control
- Power Amplifier Control and Biasing
- Process Control and Servo Loops
- Portable Instrumentation

Ordering Information appears at end of data sheet.

#### **Benefits and Features**

- Eight High-Accuracy DAC Channels
  - 12-Bit Accuracy Without Adjustment
  - ±1 LSB INL Buffered Voltage Output
  - Guaranteed Monotonic Over All Operating Conditions
  - Independent Mode Settings for Each DAC
- Three Precision Selectable Internal References
  - 2.048V, 2.500V, or 4.096V
- Internal Output Buffer
  - Rail-to-Rail Operation with External Reference
  - 4.5µs Settling Time
  - Outputs Directly Drive  $2k\Omega$  Loads
- Small 6.5mm x 4.4mm 20-Pin TSSOP or Ultra-Small 2.5mm x 2.3mm 20-Bump WLP Package
- Wide 2.7V to 5.5V Supply Range
- Separate 1.8V to 5.5V V<sub>DDIO</sub> Power-Supply Input
- Fast 400kHz I<sup>2</sup>C-Compatible, 2-Wire Serial Interface
- Pin-Selectable Power-On-Reset to Zero-Scale or Midscale DAC Output
- LDAC and CLR For Asynchronous DAC Control
- Three Software-Selectable Power-Down Output Impedances
  - 1k $\Omega$ , 100k $\Omega$ , or High Impedance

## **Functional Diagram**





## Ultra-Small, Octal Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I<sup>2</sup>C Interface

### **Absolute Maximum Ratings**

V <sub>DD</sub> , V <sub>DDIO</sub> to GND0.3V to +6	V
OUT_, REF to GND0.3V to the lower of (V <sub>DD</sub> + 0.3V) and +6	
SCL, SDA, IRQ, M/Z, LDAC, CLR to GND0.3V to +6	V
ADDR_ to GND0.3V to the lower of	of
(V <sub>DDIO</sub> + 0.3V) and +6	V
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
TSSOP (derate at 13.6mW/°C above 70°C) 1084mV	V
WLP (derate at 21.3mW/°C above 70°C)1700mV	V

Maximum Continuous Current into Any Pin	±50mA
Operating Temperature40°C	C to +125°C
Storage Temperature65°C	C to +150°C
Lead Temperature (TSSOP only)(soldering, 10s)	+300°C
Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **Package Thermal Characteristics (Note 1**

TSSOP
-------

Junction-to-Ambient Thermal Resistance ( $\theta_{JA}$ ) ......73.8°C/W Junction-to-Case Thermal Resistance ( $\theta_{JC}$ ) .......20°C/W

WLP

Junction-to-Ambient Thermal Resistance ( $\theta_{JA}$ )	
(Note 2)	C/W

**Note 1:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <u>www.maximintegrated.com/thermal-tutorial</u>.

Note 2: Visit <u>www.maximintegrated.com/app-notes/index.mvp/id/1891</u> for information about the thermal performance of WLP packaging.

#### **Electrical Characteristics**

(V<sub>DD</sub> = 2.7V to 5.5V, V<sub>DDIO</sub> = 1.8V to 5.5V, V<sub>GND</sub> = 0V, C<sub>L</sub> = 200pF, R<sub>L</sub> = 2k $\Omega$ , T<sub>A</sub> = -40°C to +125°C, unless otherwise noted.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
DC PERFORMANCE (Note 4)						
		MAX5823	8			
Resolution and Monotonicity	N	MAX5824	10			Bits
		MAX5825	12			
		MAX5823	-0.25	±0.05	+0.25	
Integral Nonlinearity (Note 5)	INL	MAX5824	-0.5	±0.2	+0.5	LSB
		MAX5825	-1	±0.5	+1	
	DNL	MAX5823	-0.25	±0.05	+0.25	LSB
Differential Nonlinearity (Note 5)		MAX5824	-0.5	±0.1	+0.5	
		MAX5825	-1	±0.2	+1	
Offset Error (Note 6)	OE		-5	±0.5	+5	mV
Offset Error Drift				±10		µV/°C
Gain Error (Note 6)	GE		-1.0	±0.1	+1.0	%FS
Gain Temperature Coefficient		With respect to V <sub>REF</sub>		±3.0		ppm of FS/°C
Zero-Scale Error			0		+10	mV
Full-Scale Error		With respect to V <sub>REF</sub>	-0.5		+0.5	%FS

# Ultra-Small, Octal Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I<sup>2</sup>C Interface

### **Electrical Characteristics (continued)**

 $(V_{DD} = 2.7V \text{ to } 5.5V, V_{DDIO} = 1.8V \text{ to } 5.5V, V_{GND} = 0V, C_L = 200\text{pF}, R_L = 2k\Omega, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ unless otherwise noted.})$ (Note 3)

PARAMETER	SYMBOL	CONDITIONS		MIN	ТҮР	MAX	UNITS	
DAC OUTPUT CHARACTERISTIC	s							
		No load		0		V <sub>DD</sub>		
Output Voltage Range (Note 7)		2k $\Omega$ load to GND		0		V <sub>DD</sub> - 0.2	V	
		2k $\Omega$ load to V_DD		0.2		V <sub>DD</sub>		
			$V_{DD} = 3V \pm 10\%,$ $II_{OUT}I \le 5mA$		300			
Load Regulation		$V_{OUT} = V_{FS}/2$	$V_{DD} = 5V \pm 10\%,$ $ I_{OUT}  \le 10mA$		300		μV/mA	
50.0.1.1.			$V_{DD} = 3V \pm 10\%,$ $ I_{OUT}  \le 5mA$		0.3		- Ω	
DC Output Impedance	VOUT	$V_{OUT} = V_{FS}/2$	$V_{DD} = 5V \pm 10\%,$ $ I_{OUT}  \le 10mA$		0.3			
Maximum Capacitive Load Handling	CL				500		pF	
Resistive Load Handling	RL			2			kΩ	
Short Circuit Output Oursent			Sourcing (output shorted to GND)		30		- m A	
Short-Circuit Output Current		$V_{DD} = 5.5V$	Sinking (output shorted to V <sub>DD</sub> )		50	mΑ		
DC Power-Supply Rejection		$V_{DD} = 3V \pm 10\% c$	or 5V ±10%		100		μV/V	
DYNAMIC PERFORMANCE	1			<b></b>			1	
Voltage-Output Slew Rate	SR	Positive and nega	tive		1.0		V/µs	
		$\frac{1}{4}$ scale to $\frac{3}{4}$ scale, to $\leq$ 1 LSB, MAX5823			2.2		-	
Voltage-Output Settling Time		1/4 scale to 3/4 scal	e, to $\leq$ 1 LSB, MAX5824		2.6		μs	
		$^{1}\!\!/_{4}$ scale to $^{3}\!\!/_{4}$ scale, to $\leq~$ 1 LSB, MAX5825			4.5			
DAC Glitch Impulse		Major code transi	tion (code x7FF to x800)		7		nV*s	
Channel-to-Channel Feedthrough		Internal reference			3.3		nV*s	
(Note 8)		External reference	9		4.07		111/5	
Digital Feedthrough		Midscale code, a V <sub>DDIO</sub>		0.2		nV*s		
Power I In Time		Startup calibration	n time (Note 9)		200		μs	
Power-Up Time		From power-dowr		50		μs		

# Ultra-Small, Octal Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I<sup>2</sup>C Interface

### **Electrical Characteristics (continued)**

 $(V_{DD} = 2.7V \text{ to } 5.5V, V_{DDIO} = 1.8V \text{ to } 5.5V, V_{GND} = 0V, C_L = 200\text{pF}, R_L = 2k\Omega, T_A = -40^{\circ}\text{C}$  to +125°C, unless otherwise noted.) (Note 3)

PARAMETER	SYMBOL	CON	DITIONS	MIN	ТҮР	MAX	UNITS	
			f = 1kHz		90			
		External reference	f = 10 kHz		82		1	
		2.048V internal	f = 1kHz		112		1	
Output Voltage-Noise Density		reference	f = 10 kHz		102		1	
(DAC Output at Midscale)		2.5V internal	f = 1kHz		125		nV/√Hz	
		reference	f = 10kHz		110		1	
		4.096V internal	f = 1kHz		160		1	
		reference	f = 10 kHz		145		1	
			f = 0.1Hz to 10Hz		12			
		External reference	f = 0.1Hz to $10kHz$		76		1	
			f = 0.1Hz to $300kHz$		385		1	
			f = 0.1Hz to 10Hz		14		1	
		2.048V internal	f = 0.1Hz to $10kHz$		91		1	
Integrated Output Noise (DAC Output at Midscale)		reference	f = 0.1Hz to $300kHz$		450		1,,	
			f = 0.1Hz to 10Hz		15		- μV <sub>P-P</sub>	
		2.5V internal	f = 0.1Hz to $10kHz$		99		-	
		reference	f = 0.1Hz to $300kHz$		470			
			f = 0.1Hz to 10Hz		16			
		4.096V internal reference	f = 0.1Hz to $10kHz$		124			
			f = 0.1Hz to $300kHz$		490			
		External reference	f = 1kHz		114			
			f = 10 kHz		99			
		2.048V internal	f = 1kHz		175			
Output Voltage-Noise Density		reference	f = 10 kHz		153			
(DAC Output at Full Scale)		2.5V internal	f = 1kHz		200		nV/√Hz	
		reference	f = 10 kHz		174		]	
		4.096V internal	f = 1kHz		295		1	
		reference	f = 10 kHz		255		1	
			f = 0.1Hz to 10Hz		13		-	
		External reference	f = 0.1Hz to $10kHz$		94			
			f = 0.1Hz to $300kHz$		540			
			f = 0.1Hz to 10Hz		19		]	
		2.048V internal	f = 0.1Hz to $10kHz$		143			
Integrated Output Noise		reference	f = 0.1Hz to 300kHz		685		] ,.	
(DAC Output at Full Scale)			f = 0.1Hz to 10Hz		21		μV <sub>P-P</sub>	
,		2.5V internal	f = 0.1Hz to $10kHz$		159		]	
		reference	f = 0.1Hz to 300kHz		705		-	
		4.096V internal	f = 0.1Hz to 10Hz		26			
			f = 0.1Hz to $10kHz$		213		1	
		reference	f = 0.1Hz to 300kHz		750		1	

# Ultra-Small, Octal Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I<sup>2</sup>C Interface

### **Electrical Characteristics (continued)**

(V<sub>DD</sub> = 2.7V to 5.5V, V<sub>DDIO</sub> = 1.8V to 5.5V, V<sub>GND</sub> = 0V, C<sub>L</sub> = 200pF, R<sub>L</sub> = 2k $\Omega$ , T<sub>A</sub> = -40°C to +125°C, unless otherwise noted.) (Note 3)

PARAMETER	SYMBOL	COND	ITIONS	MIN	ТҮР	МАХ	UNITS
REFERENCE INPUT							
Reference Input Range	V <sub>REF</sub>			1.24		V <sub>DD</sub>	V
Reference Input Current	IREF	$V_{\text{REF}} = V_{\text{DD}} = 5.5 V$			55	74	μA
Reference Input Impedance	R <sub>REF</sub>			75	100		kΩ
REFERENCE OUTPUT	·						
		$V_{REF} = 2.048V, T_{A} =$	+25°C	2.043	2.048	2.053	_
Reference Output Voltage	V <sub>REF</sub>	$V_{\text{REF}} = 2.5 \text{V}, \text{T}_{\text{A}} = +2.5 \text{V}$	25°C	2.494	2.500	2.506	V
		V <sub>REF</sub> = 4.096V, T <sub>A</sub> =	+25°C	4.086	4.096	4.106	
Reference Temperature		MAX5825A			±3	±10	ppm/°C
Coefficient (Note 10)		MAX5823/MAX5824/	MAX5825B		±10	±25	
Reference Drive Capacity		External load			25		kΩ
Reference Capacitive Load Handling					200		pF
Reference Load Regulation		I <sub>SOURCE</sub> = 0 to 500µ	IA		2		mV/mA
Reference Line Regulation					0.05		mV/V
POWER REQUIREMENTS							
	V <sub>DD</sub>	V <sub>REF</sub> = 4.096V		4.5		5.5	
Supply Voltage		All other options		2.7		5.5	V
I/O Supply Voltage	V <sub>DDIO</sub>			1.8		5.5	V
		Internal reference	V <sub>REF</sub> = 2.048V		1.6	2	mA
			V <sub>REF</sub> = 2.5V		1.7	2.1	
Supply Current (Note 11)	I <sub>DD</sub>		$V_{\text{REF}} = 4.096V$		2.0	2.5	
		External reference	$V_{\text{REF}} = 3V$		1.6	2.0	
			$V_{\text{REF}} = 5V$		1.9	2.5	
		All DACs off, internal reference ON			140		
Power-Down Mode Supply	I <sub>PD</sub>	All DACs off, internal reference OFF, $T_A = -40^{\circ}C$ to +85°C			0.7	2	μA
Current		All DACs off, internal reference OFF, $T_A = +125^{\circ}C$			2	4	
Digital Supply Current	IDDIO	Static logic inputs, all outputs unloaded			-	1	μA
DIGITAL INPUT CHARACTERIS	STICS (SCL, SI	DA, ADDR0, ADDR1, Ī	DAC, CLR, M/Z)				
Input High Voltage (Note 11)		(All inputs except	2.2V < V <sub>DDIO</sub> < 5.5V	0.7 x V <sub>DDIO</sub>			V
	VIH	$M/\overline{Z}$ )	1.8V < V <sub>DDIO</sub> < 2.2V	0.8 x V <sub>DDIO</sub>			
		$2.7V < V_{DD} < 5.5V$ (for M/Z)		0.7 x V <sub>DD</sub>			

# Ultra-Small, Octal Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I<sup>2</sup>C Interface

### **Electrical Characteristics (continued)**

(V<sub>DD</sub> = 2.7V to 5.5V, V<sub>DDIO</sub> = 1.8V to 5.5V, V<sub>GND</sub> = 0V, C<sub>L</sub> = 200pF, R<sub>L</sub> = 2k $\Omega$ , T<sub>A</sub> = -40°C to +125°C, unless otherwise noted.) (Note 3)

PARAMETER	SYMBOL	CONE	DITIONS	MIN	ТҮР	MAX	UNITS
		(All inputs except	2.2V < V <sub>DDIO</sub> < 5.5V			0.3 x V <sub>DDIO</sub>	V
Input Low Voltage (Note 11)	V <sub>IL</sub>	$M/\overline{Z})$	1.8V < V <sub>DDIO</sub> < 2.2V			0.2 x V <sub>DDIO</sub>	
		2.7V < V <sub>DD</sub> < 5.5V (	(for M/Z)			0.3 x V <sub>DD</sub>	V
Input Leakage Current	I <sub>IN</sub>	V <sub>IN</sub> = 0V or V <sub>DDIO</sub> , (Note 11)	all inputs except $M/\overline{Z}$		±0.1	±1	μA
		$V_{IN} = 0V \text{ or } V_{DD}$ , for	r M/Z (Note 11)				
Input Capacitance (Note 10)	C <sub>IN</sub>					10	рF
Hysteresis Voltage	V <sub>H</sub>				0.15		V
ADDR_ Pullup/Pulldown Strength	R <sub>PU</sub> , R <sub>PD</sub>	(Note 12)		30	50	90	kΩ
DIGITAL OUTPUT (SDA, IRQ)							
Output Low Voltage	V <sub>OL</sub>	I <sub>SINK</sub> = 3mA				0.2	V
Output Inactive Leakage	IOFF	$\overline{\text{IRQ}}$ only, see I <sub>IN</sub> for	SDA		±0.1	±1	μA
Output Inactive Capacitance	C <sub>OFF</sub>	$\overline{\text{IRQ}}$ only, see C <sub>IN</sub> for	or SDA			10	рF
WATCHDOG TIMER CHARACTE	RISTICS						
Watchdog Timer Period	twdosc	$V_{DD} = 3V, T_A = +25^{\circ}C$		0.95	1	1.05	ms
Watchdog Timer Period Supply Drift		$V_{DD} = 2.7V \text{ to } 5.5V,$	$T_A = +25^{\circ}C$		0.6		%/V
Watchdog Timer Period Temperature Drift		$V_{DD} = 3V$			0.0375		%/°C
I <sup>2</sup> C TIMING CHARACTERISTICS	(SCL, SDA, L	DAC, CLR)					
SCL Clock Frequency	fSCL					400	kHz
Bus Free Time Between a STOP and a START Condition	t <sub>BUF</sub>			1.3			μs
Hold Time Repeated for a START Condition	t <sub>HD;STA</sub>			0.6			μs
SCL Pulse Width Low	tLOW			1.3			μs
SCL Pulse Width High	tHIGH			0.6			μs
Setup Time for Repeated START Condition	tsu;sta			0.6			μs
Data Hold Time	<sup>t</sup> HD;DAT			0		900	ns
Data Setup Time	t <sub>SU;DAT</sub>			100			ns
SDA and SCL Receiving Rise Time	t <sub>R</sub>			20 + C <sub>B</sub> /10		300	ns
SDA and SCL Receiving Fall Time	t <sub>F</sub>			20 + C <sub>B</sub> /10		300	ns

## Ultra-Small, Octal Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I<sup>2</sup>C Interface

### **Electrical Characteristics (continued)**

(V<sub>DD</sub> = 2.7V to 5.5V, V<sub>DDIO</sub> = 1.8V to 5.5V, V<sub>GND</sub> = 0V, C<sub>L</sub> = 200pF, R<sub>L</sub> = 2k $\Omega$ , T<sub>A</sub> = -40°C to +125°C, unless otherwise noted.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
SDA Transmitting Fall Time	t <sub>F</sub>		20 + C <sub>B</sub> /10		250	ns
Setup Time for STOP Condition	tsu;sto		0.6			μs
Bus Capacitance Allowed	CB	$V_{DD} = 2.7V \text{ to } 5.5V$	10		400	рF
Pulse Width of Suppressed Spike	t <sub>SP</sub>			50		ns
CLR Removal Time Prior to a Recognized START	<sup>t</sup> CLRSTA		100			ns
CLR Pulse Width Low	tCLPW		20			ns
LDAC Pulse Width Low	t <sub>LDPW</sub>		20			ns
LDAC Fall to SCLK Rise Hold	t <sub>LDH</sub>		400			ns

**Note 3:** Electrical specifications are production tested at  $T_A = +25^{\circ}$ C. Specifications over the entire operating temperature range are guaranteed by design and characterization. Typical specifications are at  $T_A = +25^{\circ}$ C.

**Note 4:** DC performance is tested without load,  $V_{REF} = V_{DD}$ .

Note 5: Linearity is tested with unloaded outputs to within 20mV of GND and  $V_{DD}$ .

**Note 6:** Offset and gain calculated from measurements made with  $V_{REF} = V_{DD}$  at code 30 and 4065 for MAX5825, code 8 and 1016 for MAX5824, and code 2 and 254 for MAX5823.

Note 7: Subject to zero- and full-scale error limits and V<sub>REF</sub> settings.

Note 8: Measured with all other DAC outputs at midscale with one channel transitioning 0 to full scale.

- Note 9: On power-up, the device initiates an internal 200µs (typ) calibration sequence. All commands issued during this time will be ignored.
- Note 10: Guaranteed by design.
- Note 11: All channels active at V<sub>FS</sub>, unloaded. Static logic inputs with V<sub>IL</sub> = V<sub>GND</sub> and V<sub>IH</sub> = V<sub>DDIO</sub> for all inputs .
- Note 12: Unconnected conditions on the ADDR\_ inputs are sensed through a resistive pullup and pulldown operation; for proper operation, ADDR\_ inputs must be connected to V<sub>DDIO</sub>, GND, or left unconnected with minimal capacitance.





Figure 1. I<sup>2</sup>C Serial Interface Timing Diagram


## Ultra-Small, Octal Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I<sup>2</sup>C Interface

### **Typical Operating Characteristics**




## Ultra-Small, Octal Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I<sup>2</sup>C Interface

### **Typical Operating Characteristics (continued)**



## Ultra-Small, Octal Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I<sup>2</sup>C Interface


### **Typical Operating Characteristics (continued)**





## Ultra-Small, Octal Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I<sup>2</sup>C Interface

### **Typical Operating Characteristics (continued)**

(MAX5825, 12-bit performance,  $T_A = +25^{\circ}C$ , unless otherwise noted.)









**OUTPUT CURRENT LIMITING** 500  $V_{DD} = V_{RFF}$ 400 300 200 = 5V () 100 100 -100 VDD Vour (V)  $V_{DD} = 3V$ -200 -300 -400 -500 -30 -20 -10 0 10 20 30 40 50 60 70 I<sub>OUT</sub> (mA)






#### NOISE-VOLTAGE DENSITY vs. FREQUENCY (DAC AT MIDSCALE)





## Ultra-Small, Octal Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I<sup>2</sup>C Interface


### **Typical Operating Characteristics (continued)**

(MAX5825, 12-bit performance,  $T_A = +25^{\circ}C$ , unless otherwise noted.)



















0.1Hz TO 10Hz OUTPUT NOISE, INTERNAL

0.1Hz TO 10Hz OUTPUT NOISE, INTERNAL REFERENCE (VDD = 5V, VREF = 4.096V)





SUPPLY CURRENT vs. INPUT LOGIC VOLTAGE (VDD = 3V)




# Ultra-Small, Octal Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I<sup>2</sup>C Interface

### **Typical Operating Characteristics (continued)**






WATCHDOG TIMER FREQUENCY vs. temperature



## Ultra-Small, Octal Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I<sup>2</sup>C Interface

## **Pin Configurations**



### **Pin Description**

PIN							
TSSOP	WLP	NAME	FUNCTION				
1	D3	REF	Reference Voltage Input/Output				
2	D2	OUT0	DAC Channel 0 Voltage Output				
3	D1	OUT1	DAC Channel 1 Voltage Output				
4	C1	OUT2	DAC Channel 2 Voltage Output				
5	C2	OUT3	DAC Channel 3 Voltage Output				
6	B2	OUT4	DAC Channel 4 Voltage Output				
7	B1	OUT5	DAC Channel 5 Voltage Output				
8	A1	OUT6	DAC Channel 6 Voltage Output				
9	A2	OUT7	DAC Channel 7 Voltage Output				
10	B3	V <sub>DD</sub>	Analog Supply Voltage				
11	A3	V <sub>DDIO</sub>	Digital Supply Voltage				
12	A4	ADDR1	I <sup>2</sup> C Address Selection Input Bit 1				
13	A5	ADDR0	I <sup>2</sup> C Address Selection Input Bit 0				
14	B5	SCL	I <sup>2</sup> C Serial Data Clock Input				
15	B4	SDA	I <sup>2</sup> C Serial Data Bus Input/Output				
16	C5	ĪRQ	Active-Low Open Drain Interrupt Output. IRQ low indicates watchdog timeout.				
17	C4	CLR	Active-Low Asynchronous DAC Clear Input				
18	D5	LDAC	Active-Low Asynchronous DAC Load Input				
19	D4	GND	Ground				
20	C3	M/Z	DAC Output Reset Selection. Connect $M/\overline{Z}$ to GND for zero-scale and connect $M/\overline{Z}$ to $V_{DD}$ for midscale.				

#### **Detailed Description**

The MAX5823/MAX5824/MAX5825 are 8-channel, lowpower, 8-/10-/12-bit buffered voltage-output DACs. The 2.7V to 5.5V wide supply voltage range and low-power consumption accommodates most low-power and lowvoltage applications. The devices present a 100k $\Omega$  load to the external reference. The internal output buffers allow rail-to-rail operation. An internal voltage reference is available with software selectable options of 2.048V, 2.500V, or 4.096V. The devices feature a fast 400kHz I<sup>2</sup>Ccompatible interface. The MAX5823/MAX5824/MAX5825 include a serial-in/parallel-out shift register, internal CODE and DAC registers, a power-on-reset (POR) circuit to initialize the DAC outputs to zero scale (M/ $\overline{Z}$  = 0) or midscale (M/ $\overline{Z}$  = 1), and control logic.

CLR is available to asynchronously clear the DAC outputs to a user-programmable default value, independent of the serial interface. LDAC is available to simultaneously update selected DACs on one or more devices. The MAX5823/MAX5824/MAX5825 also feature user-configurable interface watchdog, with status indicated by the IRQ output.

#### DAC Outputs (OUT\_)

The MAX5823/MAX5824/MAX5825 include internal buffers on all DAC outputs, which provide improved load regulation for the DAC outputs. The output buffers slew at 1V/µs (typ) and drive as low as  $2k\Omega$  in parallel with 500pF. The analog supply voltage (V<sub>DD</sub>) determines the maximum output voltage range of the devices since it powers the output buffers. Under no-load conditions, the output buffers drive from GND to V<sub>DD</sub>, subject to offset and gain errors. With a  $2k\Omega$  load to GND, the output buffers drive from GND to v<sub>DD</sub>. With a  $2k\Omega$  load to V<sub>DD</sub>, the output buffers drive from V<sub>DD</sub> to within 200mV of GND.

The DAC ideal output voltage is defined by:

where D = code loaded into the DAC register,  $V_{REF}$  = reference voltage, N = resolution.

### Ultra-Small, Octal Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I<sup>2</sup>C Interface

#### **Internal Register Structure**

The user interface is separated from the DAC logic to minimize digital feedthrough. Within the serial interface is an input shift register, the contents of which can be routed to control registers, individual, or multiple DACs as determined by the user command.

Within each DAC channel there is a CODE register followed by a DAC latch register (see the <u>Detailed</u> <u>Functional Diagram</u>). The contents of the CODE register hold pending DAC output settings which can later be loaded into the DAC registers. The CODE register can be updated using both CODE and CODE\_LOAD user commands. The contents of the DAC register hold the current DAC output settings. The DAC register can be updated directly from the serial interface using the CODE\_LOAD commands or can upload the current contents of the CODE register using LOAD commands or the LDAC logic input.

The contents of both CODE and DAC registers are maintained during power-down states, so that when the DACs are powered on, they return to their previously stored output settings. Any CODE or LOAD commands issued during power-down states continue to update the register contents.

Once the device is powered up, each DAC channel can be independently programmed with a desired RETURN value using the RETURN command. This becomes the value the CODE and DAC registers will use in the event of any watchdog, clear or gate activity, as selected by the DEFAULT command.

Hardware CLR operations and SW\_CLEAR commands return the contents of all CODE and DAC registers to their user-selected defaults. SW\_RESET commands will reset CODE and DAC register contents to their M/Z selected initial codes. A SW\_GATE state can be used to momentarily hold selected DAC outputs in their DEFAULT positions. The contents of CODE and DAC registers can be manipulated by watchdog timer activity, enabling a variety of safety features.

#### **Internal Reference**

The MAX5823/MAX5824/MAX5825 include an internal precision voltage reference that is software selectable to be 2.048V, 2.500V, or 4.096V. When an internal reference is selected, that voltage is available on the REF output for other external circuitry (see the <u>Typical Operating</u> *Circuits*) and can drive loads down to  $25k\Omega$ .

### **External Reference**

The external reference input has a typical input impedance of 100k $\Omega$  and accepts an input voltage from +1.24V to V<sub>DD</sub>. Apply an external voltage between REF and GND to use an external reference. The MAX5823/MAX5824/MAX5825 power up and reset to external reference mode. Visit **www.maximintegrated.com/products/references** for a list of available external voltage-reference devices.

#### M/Z Input

The MAX5823/MAX5824/MAX5825 feature a pin selectable DAC reset state using the M/Z input. Upon a poweron reset, all CODE and DAC data registers are reset to zero scale (M/Z = GND) or midscale (M/Z = V<sub>DD</sub>). M/Z is referenced to V<sub>DD</sub> (not V<sub>DDIO</sub>). In addition, M/Z must be valid at the time the device is powered up—connect M/Z directly to V<sub>DD</sub> or GND.

### Load DAC (LDAC) Input

The MAX5823/MAX5824/MAX5825 feature an active-low asynchronous  $\overline{\text{LDAC}}$  logic input that allows DAC outputs to update simultaneously. Connect  $\overline{\text{LDAC}}$  to V<sub>DDIO</sub> or keep  $\overline{\text{LDAC}}$  high during normal operation when the device is controlled only through the serial interface. Drive  $\overline{\text{LDAC}}$  low to update the DAC outputs with data from the CODE registers. Holding  $\overline{\text{LDAC}}$  low causes the DAC registers to become transparent and CODE data is passed through to the DAC registers immediately updating the DAC outputs. A software CONFIG command can be used to configure the  $\overline{\text{LDAC}}$  operation of each DAC independently.

#### Clear (CLR) Input

The MAX5823/MAX5824/MAX5825 feature an asynchronous active-low  $\overline{\text{CLR}}$  logic input that simultaneously sets all selected DAC outputs to their programmable DEFAULT states. Driving  $\overline{\text{CLR}}$  low clears the contents of both the CODE and DAC registers and also ignores any on-going I<sup>2</sup>C command which modifies registers associated with a DAC configured to accept clear operations. To allow a new I<sup>2</sup>C command, drive  $\overline{\text{CLR}}$  high, satisfying the t<sub>CLRSTA</sub> timing requirement. A software CONFIG command can be used to configure the clear operation of each DAC independently.

#### Watchdog Feature

The MAX5823/MAX5824/MAX5825 feature an interface watchdog timer with programmable timeout duration. This

## Ultra-Small, Octal Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I<sup>2</sup>C Interface




Figure 2. I<sup>2</sup>C START, Repeated START, and STOP Conditions

monitors the I/O interface for activity and integrity. If the watchdog is enabled, the host processor must write a valid command to the device within the timeout period to prevent a timeout. If the watchdog is allowed to timeout, selected DAC outputs are returned to the programmable DEFAULT state, protecting the system against control faults.

By default, all watchdog features are disabled; users wishing to activate any watchdog feature must configure the device accordingly. Individual DAC channels can be configured using the CONFIG command to accept the watchdog alarm and to gate, clear, or hold their outputs in response to an alarm. A watchdog refresh event and watchdog behavior upon timeout is defined by a programmable safety level using the WDOG\_CONFIG command.

### **IRQ** Output

The MAX5823/MAX5824/MAX5825 feature an active-low open-drain interrupt output indicating to the host when a watchdog timeout has occurred.

#### Interface Power Supply (V<sub>DDIO</sub>)

The MAX5823/MAX5824/MAX5825 feature a separate supply input (V\_DDIO) for the digital interface (1.8V to 5.5V). Connect V\_DDIO to the I/O supply of the host processor.

#### I<sup>2</sup>C Serial Interface

The MAX5823/MAX5824/MAX5825 feature an I<sup>2</sup>C-/ SMBus<sup>™</sup>-compatible, 2-wire serial interface consisting of a serial data line (SDA) and a serial clock line (SCL). SDA and SCL enable communication between the MAX5823/ MAX5824/MAX5825 and the master at clock rates up to 400kHz. Figure 1 shows the 2-wire interface timing diagram. The master generates SCL and initiates data transfer on the bus. The master device writes data to the MAX5823/MAX5824/MAX5825 by transmitting the proper slave address followed by the command byte and then the data word. Each transmit sequence is framed by a START (S) or Repeated START (Sr) condition and a STOP (P) condition. Each word transmitted to the MAX5823/ MAX5824/MAX5825 is 8 bits long and is followed by an acknowledge clock pulse. A master reading data from the MAX5823/MAX5824/MAX5825 must transmit the proper slave address followed by a series of nine SCL pulses for each byte of data requested. The MAX5823/ MAX5824/MAX5825 transmit data on SDA in sync with the master-generated SCL pulses. The master acknowledges receipt of each byte of data. Each read sequence is framed by a START or Repeated START condition, a not acknowledge, and a STOP condition. SDA operates as both an input and an open-drain output. A pullup resistor, typically  $4.7k\Omega$  is required on SDA. SCL operates only as an input. A pullup resistor, typically  $4.7k\Omega$ , is required on SCL if there are multiple masters on the bus, or if the single master has an open-drain SCL output.

Series resistors in line with SDA and SCL are optional. Series resistors protect the digital inputs of the MAX5823/ MAX5824/MAX5825 from high voltage spikes on the bus lines and minimize crosstalk and undershoot of the bus signals. The MAX5823/MAX5824/MAX5825 can accommodate bus voltages higher than V<sub>DDIO</sub> up to a limit of 5.5V; bus voltages lower than V<sub>DDIO</sub> are not recommended and may result in significantly increased interface currents. The MAX5823/MAX5824/MAX5825 digital inputs are double buffered. Depending on the command

## Ultra-Small, Octal Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I<sup>2</sup>C Interface

ADDR1	ADDR0	A3	A2	A1	A0
V <sub>DDIO</sub>	V <sub>DDIO</sub>	1	1	1	1
V <sub>DDIO</sub>	N.C.	1	1	1	0
V <sub>DDIO</sub>	GND	1	1	0	0
N.C.	V <sub>DD</sub>	1	0	1	1
N.C.	N.C.	1	0	1	0
N.C.	GND	1	0	0	0
GND	V <sub>DDIO</sub>	0	0	1	1
GND	N.C.	0	0	1	0
GND	GND	0	0	0	0

#### Table 1. I<sup>2</sup>C Slave Address LSBs

issued through the serial interface, the CODE register(s) can be loaded without affecting the DAC register(s) using the write command. To update the DAC registers, either drive the  $\overline{\text{LDAC}}$  input low to simultaneously update all DAC outputs, or use the software LOAD command.

#### I<sup>2</sup>C START and STOP Conditions

SDA and SCL idle high when the bus is not in use. A master initiates communication by issuing a START condition. A START condition is a high-to-low transition on SDA with SCL high. A STOP condition is a low-to-high transition on SDA while SCL is high (Figure 2). A START condition from the master signals the beginning of a transmission to the MAX5823/MAX5824/MAX5825. The master terminates transmission and frees the bus, by issuing a STOP condition. The bus remains active if a Repeated START condition is generated instead of a STOP condition.

#### I<sup>2</sup>C Early STOP and Repeated START Conditions

The MAX5823/MAX5824/MAX5825 recognize a STOP condition at any point during data transmission except if the STOP condition occurs in the same high pulse as a START condition. Transmissions ending in an early STOP condition will not impact the internal device settings. If the STOP occurs during a readback byte, the transmission is terminated and a later read mode request will begin transfer of the requested register data from the beginning (this applies to combined format I<sup>2</sup>C read mode transfers only), interface verification mode transfers will be corrupted. See Figure 2.

#### I<sup>2</sup>C Slave Address

The slave address is defined as the seven most significant bits (MSBs) followed by the R/W bit. See Figure 4. The three most significant bits are 001 with the 4 LSBs determined by ADDR1 and ADDR0 as shown in Table 1. Setting the R/W bit to 1 configures the MAX5823/MAX5824/MAX5825 for read mode. Setting the R/W bit to 0 configures the MAX5823/MAX5824/MAX5825 for write mode. The slave address is the first byte of information sent to the MAX5823/MAX5824/MAX5825 after the START condition.

The MAX5823/MAX5824/MAX5825 has the ability to detect an unconnected (N.C.) state on the ADDR\_ inputs for additional address flexibility; if disconnecting the ADDR\_ inputs, be certain to minimize all loading on the ADDR\_ inputs (i.e. provide a landing for ADDR\_, but do not allow any board traces).

#### I<sup>2</sup>C Broadcast Address

A broadcast address is provided for the purpose of updating or configuring all MAX5823/MAX5824/MAX5825 devices on a given I<sup>2</sup>C bus. All MAX5823/MAX5824/




Figure 3. I<sup>2</sup>C Acknowledge

## Ultra-Small, Octal Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I<sup>2</sup>C Interface

MAX5825 devices acknowledge and respond to the broadcast device address 00101000, regardless of the state of the address pins. The broadcast mode is intended for use in write mode only (as indicated by R/W = 0 in the address given).

#### I<sup>2</sup>C Acknowledge

In write mode, the acknowledge bit (ACK) is a clocked 9th bit that the MAX5823/MAX5824/MAX5825 use to hand-shake receipt of each byte of data as shown in Figure 3. The MAX5823/MAX5824/MAX5825 pull down SDA during the entire master-generated 9th clock pulse if the previous byte is successfully received. Monitoring ACK allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master will retry communication.

In read mode, the master pulls down SDA during the 9th clock cycle to acknowledge receipt of data from the MAX5823/MAX5824/MAX5825. An acknowledge is sent by the master after each read byte to allow data transfer to continue. A not-acknowledge is sent when the master reads the final byte of data from the MAX5823/MAX5824/ MAX5825, followed by a STOP condition.

#### I<sup>2</sup>C Command Byte and Data Bytes

A command byte follows the slave address. A command byte is typically followed by two data bytes unless it is the last byte in the transmission. If data bytes follow the command byte, the command byte indicates the address of the register that is to receive the following two data bytes. The data bytes are stored in a temporary register and then transferred to the appropriate register during the ACK periods between bytes. This avoids any glitching or digital feedthrough to the DACs while the interface is active.




Figure 4. I<sup>2</sup>C Single Register Write Sequence

#### I<sup>2</sup>C Write Operations

A master device communicates with the MAX5823/ MAX5824/MAX5825 by transmitting the proper slave address followed by command and data words. Each transmit sequence is framed by a START or Repeated START condition and a STOP condition as described above. Each word is 8 bits long and is always followed by an acknowledge clock (ACK) pulse as shown in the Figure 4 and Figure 5. The first byte contains the address of the MAX5823/MAX5824/MAX5825 with R/W = 0 to indicate a write. The second byte contains the register (or command) to be written and the third and fourth bytes contain the data to be written. By repeating the register address plus data pairs (Byte #2 through Byte #4 in Figure 4 and Figure 5), the user can perform multiple register writes using a single I<sup>2</sup>C command sequence. There is no limit as to how many registers the user can write with a single command. The MAX5823/MAX5824/ MAX5825 support this capability for all user-accessible write mode commands.

## Ultra-Small, Octal Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I<sup>2</sup>C Interface

#### Combined Format I<sup>2</sup>C Readback Operations

Each readback sequence is framed by a START or Repeated START condition and a STOP condition. Each word is 8 bits long and is followed by an acknowledge clock pulse as shown in Figure 6. The first byte contains the address of the MAX5823/MAX5824/MAX5825 with  $R/\overline{W} = 0$  to indicate a write. The second byte contains the register that is to be read back. There is a Repeated START condition, followed by the device address with R/W = 1 to indicate a read and an acknowledge clock. The master has control of the SCL line but the MAX5823/ MAX5824/MAX5825 take over the SDA line. The final two bytes in the frame contain the register data readback followed by a STOP condition. If additional bytes beyond those required to readback the requested data are provided, the MAX5823/MAX5824/MAX5825 will continue to readback ones.

Readback of the WDOG command (B[23:20] = 0001) is directly supported, confirming the current watchdog timeout selection, mask status, and safety level.




Figure 5. Multiple Register Write Sequence (Standard I<sup>2</sup>C Protocol)




Figure 6. Standard I<sup>2</sup>C Register Read Sequence

Readback of individual RETURN registers is supported for RETURN commands (B[23:20] = 0111). For this command, which supports a DAC address, the requested channel RETURN register content will be returned, along with the selected DAC address. If all DACs are selected, readback will begin with RETURN0 content and will progress through the remaining DAC channels. The RETURN\_ALL (B[23:16] = 11000011) command behaves identically to the RETURN command with all DACs selected.

Readback of individual CODE registers is supported for the CODE commands (B[23:20] = 1000). For this command, which supports a DAC address, the requested channel CODE register content will be returned, along with the selected DAC address. If all DACs are selected, readback will begin with CODE0 content and will progress through the remaining DAC channels. The CODE\_ALL (B[23:16] = 11000000) command behaves identically to the CODE command with all DACs selected.

Readback of individual DAC registers is supported for all LOAD commands (B[23:20] = 1001, 1010, 1011). For these commands, which support a DAC address, the requested DAC register content will be returned, along with the selected DAC address. If all DACs are selected, readback will begin with DAC0 content and will progress through the remaining DAC channels. The LOAD\_ALL and CODE\_ALL\_LOAD\_ALL commands (B[23:16] =

#### Table 2. Standard I<sup>2</sup>C User Readback Data

## Ultra-Small, Octal Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I<sup>2</sup>C Interface

11000001 and 11000010, respectively) behave identically to the LOAD command with all DACs selected.

Modified readback of the POWER register is supported for the POWER command (B[23:20] = 0100). The power status of each DAC is reported in locations B[7:0], with a 1 indicating the DAC is powered down and a zero indicating the DAC is operational (see Table 2).

Readback of all other registers is not directly supported. All requests to read unsupported registers reads back the device's current watchdog timer status (WD:0 = normal, 1 = timed out), reference setting (REF[2:0]), and CLR condition, along with the device revision (B[10:8] = 001) and part ID (B[7:0]) in the format as shown in Table 2.


#### Interface Verification I<sup>2</sup>C Readback Operations

While the MAX5823/MAX5824/MAX5825 support standard I<sup>2</sup>C readback of selected registers, it is also capable of functioning in an interface verification mode. This mode is accessed any time a readback operation follows an executed write mode command. In this mode, the last executed three-byte command is read back in its entirety. This behavior allows verification of the interface.

Sample command sequences are shown in Figure 7. The first command transfer is given in write mode with R/W = 0 and must be run to completion to qualify for interface verification readback. There is now a STOP/

C	юми	/AN	DBY	TE (	REQ	UES'	T)		READ	DBA	CK D	АТА Н	IGH E	вуте			RE	ADBA	CK DA	ATA LO	OW BI	TE	
B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	B9	B8	B7	<b>B</b> 6	B5	<b>B</b> 4	B3	B2	B1	B0
0	0	0	1	Х	Х	Х	Х		WDC	)G Ti	meou	it Seleo	ction[	11:4]		Time	out Se	lection	[3:0]	WDM	WL[	1:0]	0
0	1	0	0	X	X	Х	Х	0	0	0	0	0	0	0	0	PW7	PW6	PW5	PW4	PW3	PW2	PW1	PW0
0	1	1	1	DAG	C SEI	ECT	ION			R	ETUR	Nn[11	:4]			F	RETUR	Nn[3:0	]	A	DDRE	SSn[3:	0]
1	0	0	0	DAG	C SEI	ECT	ION			(	CODE	En[11:4	ŀ]				CODE	[3:0]		A	DDRE	SSn[3:	0]
1	0	0	1	DAG	C SEI	ECT	ION				DAC	n[11:4]					DAC	า[3:0]		A	DDRE	SSn[3:	0]
1	0	1	0	DAC	C SEI	ECT	ION				DAC	n[11:4]					DAC	n[3:0]		A	DDRE	SSn[3:	0]
1	0	1	1	DAG	C SEL	ECT	ION				DAC	n[11:4]					DAC	n[3:0]		A	DDRE	SSn[3:	0]
1	1	0	0	0	0	0	0			(	CODE	EO[11:4	ŀ]				CODE	0[3:0]		A	DDRE	SS0[3:	0]
1	1	0	0	0	0	0	1				DAC	0[11:4]					DAC	D[3:0]		A	DDRE	SS0[3:	0]
1	1	0	0	0	0	1	0				DAC	0[11:4]					DAC	0[3:0]		A	DDRE	SS0[3:	0]
1	1	0	0	0	0	1	1			R	ETUR	N0[11	:4]			R	ETURI	10[03:0	D]	A	DDRE	SS0[3:	0]
Α	ll Oth	er Co	omm	ands	(MA	X582	25)						F	REV_II	D	1	0	0	0	0	0	0	0
A	ll Oth	er Co	omm	ands	(MA	X582	24)	WD	RE	F[2:0	) [C	CLR		[2:0]		1	0	1	0	0	0	0	0
A	ll Oth	er Co	omm	ands	(MA	X582	23)							(001)		1	0	0	1	0	0	0	0

# Ultra-Small, Octal Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I<sup>2</sup>C Interface



### Table 3. Format DAC Data Bit Positions




Figure 7. Interface Verification I<sup>2</sup>C Register Read Sequences




Figure 8. Typical I<sup>2</sup>C Application Circuit

START pair or Repeated START condition required, followed by the readback transfer with R/W = 1 to indicate a read and an acknowledge clock from the MAX5823/MAX5824/MAX5825. The master still has control of the SCL line but the MAX5823/MAX5824/MAX5825 take over the SDA line. The final three bytes in the frame contain the command and register data written in the first transfer

# Ultra-Small, Octal Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I<sup>2</sup>C Interface

presented for readback, followed by a STOP condition. If additional bytes beyond those required to readback the requested data are provided, the MAX5823/MAX5824/ MAX5825 will continue to readback ones.

It is not necessary for the write and read mode transfers to occur immediately in sequence. I<sup>2</sup>C transfers involving other devices do not impact the MAX5823/MAX5824/ MAX5825 readback mode. Toggling between readback modes is based on the length of the preceding write mode transfer. Combined format I<sup>2</sup>C readback operation is resumed if a write command greater than two bytes but less than four bytes is supplied. For commands written using multiple register write sequences, only the last command executed is read back. For each command written, the readback sequence can only be completed one time; partial and/or multiple attempts to readback executed in succession will not yield usable data.

#### I<sup>2</sup>C Compatibility

The MAX5823/MAX5824/MAX5825 are fully compatible with existing I<sup>2</sup>C systems. SCL and SDA are high-impedance inputs; SDA has an open drain which pulls the data line low to transmit data or ACK pulses. Figure 8 shows a typical I<sup>2</sup>C application.

### I<sup>2</sup>C User-Command Register Map

This section lists the user-accessible commands and registers for the MAX5823/MAX5824/MAX5825.

<u>Table 4</u> provides detailed information about the Command Registers.

# Ultra-Small, Octal Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I<sup>2</sup>C Interface

B23 E		B22	B21	B20 B19		B18	B17	B16	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0	DESCRIPTION
~	QN	CONFIGURATION AND SOFTWARE COMMANDS	WAR	С Ш	MMAN	S										ĺ								ĺ	
	0	0	0	-	×	×	×	×		TIN	TIMEOUT SELECTION[11:4]	L SELE	ECTIO	N[11:	4]		SE	TIMEOUT SELECTION[3:0]	OUT ON[3:	[0	WD_MASK	Safety Level 00: Lov 01: Mec 10: Higl 11: Max	Safety Level 00: Low 01: Med 10: High 11: Max	×	Updates watchdog settings and safety levels
1	0	0	-	0	0	REF Pow- 0 = DAC 0 N	REF Mode 00 = EXT 01 = 2.5V 10 = 2.0V 11 = 4.1V	REF Mode 00 = EXT 01 = 2.5V 10 = 2.0V 11 = 4.1V	×	×	×		×	×	×	×	×	×	×	×	×	×	×	×	Sets the reference operating mode. REF Power (B18): 0 = Internal reference is only powered if at least one DAC is powered. 1 = Internal reference is always powered.
	0	0	-	-	0	0	0	0	-	0	0	-	0	-	-	0	0	0	-	÷	0	0	0	0	Removes any existing GATE condition
<u> </u>	0	0	+	-	0	0	0	-	+	0	0	-	0	1	-	0	0	0	-	-	0	0	0	0	Initiates a GATE condition
	0	0	<del></del>	-	0	0	-	0	-	0	0	+	0	<del></del>	-	0	0	0	-	-	0	0	0	0	Refreshes the watchdog timer
	0	0	-	-	0	0	-	-	-	0	0	-	0	-	<del>.</del>	0	0	0	-	-	0	0	0	0	Resets the watchdog timeout alarm status and refreshes the watchdog timer
	0	0	-		0	+	0	0	-	0	0	-	0	-	-	0	0	0	-	Ţ.	0	0	0	0	Executes a software clear (all CODE and DAC registers cleared to their default values)
	0	0	t-		0	1	0	-	-	0	0	-	0	-	-	0	0	0	-	Ļ	0	0	0	0	Executes a software reset (all CODE, DAC, and Control registers returned to their power-on reset values)
	0	-	0	0	0	0	o	o	T DAC 7	DAC 6	DAC 5	DAC 4	DAC 3	DAC 2	r DAG	DAC 0	PO N 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Power Mode 00 = Normal 01 = PD 1kΩ 10 = PD 1100kΩ Hi-Z	×	×	×	×	×	×	Sets the Power mode of the selected DACs (DACs selected with a 1 in the corresponding DACn bit are updated. DACs with a 0 in the corresponding DACn bit are not impacted)
	0	-	0		0	0	0	0	7 DAC 7	DAC 6	DAC 5	DAC 4	DAC 3	DAC 2	r DAC	DAC 0	WD ura 01: 0 11: H	WDOG Config- uration 00: DIS 01: GATE 10: CLR 11: HOLD	GATE_ENB	<b>LDAC_ENB</b>	СГЕЧВ_ЕИВ	×	×	×	Configures selected DAC watchdog, GATE, LOAD, and CLEAR operations. DACs selected with a 1 in the DACs selected with a 1 in the corresponding DACn bit are updated. DACs with a 0 in the corresponding DACn bit are not impacted)

Table 4. I<sup>2</sup>C Commands Summary

# Ultra-Small, Octal Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I<sup>2</sup>C Interface

COMMAND	B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12 E	B11	B10	B9	B8	B7	B6	B5	B4 B	B3	B2 B1	1 B0	DESCRIPTION	
DEFAULT	0	-		0	0	0	0	0	7 DAC 7	DAC 6	DAC 5	DAC 4	DAC 3	DAC 2	PAC 1	, DAC 0	Df 000 011: 011: 1100: F	Default Values: 000: M/Z 001: ZERO 011: FULL 011: FULL 100: RETURN 101+: No Effect	ž z					Sets the default code settings for selected DACs. Note: DACs in RETUPN mode programmable RETURN codes. (DACs selected with a 1 in the corresponding DACn bit are updated, DACs with a 0 in the corresponding DACn bit are updated)	
DAC COMMANDS																									
RETURNn	0	-	-	-	DA	C SEL	DAC SELECTION	NC			RETU	RETURN REGISTER DATA[11:4]	EGISTI 11:4]	ER			RETU C	RETURN REGISTER DATA[3:0]	GISTE ::0]			× ×	× ~	Writes data to the selected RETURN register(s)	
CODEn	-	0	0	0	DA	C SEL	DAC SELECTION	N			COL	CODE REGISTER DATA[11:4]	GISTE [1:4]	щ			COC	CODE REGISTER DATA[3:0]	SISTEF SO]		×	×	×	Writes data to the selected CODE register(s)	
LOADn	-	0	0	-	DA	C SEL	DAC SELECTION	Z	×	×	×	×	×	×	×	×	×	×	×	~ ×	×	×	×	Transfers data from the selected CODE registers to the selected DAC register(s)	
CODEn_ LOAD_ALL	-	0	-	0	DA	C SEL	DAC SELECTION	NC			COL	CODE REGISTER DATA[11:4]	GISTE [1:4]	<u>щ</u>			COL	CODE REGISTER DATA[3:0]	aISTEF ::0]		X	×	× 	Simultaneously writes data to the selected CODE register(s) while updating all DAC registers	-
CODEn_LOADn	-	0	-	<del></del>	DA	C SEL	DAC SELECTION	Z			COL	CODE REGISTER DATA[11:4]	GISTE [1:4]	<u>ب</u>			COL	CODE REGISTER DATA[3:0]	aISTEF ::0]		X	× ×	× 	Simultaneously writes data to the selected CODE register(s) while updating selected DAC register(s)	-
CODE_ALL	1	1	0	0	0	0	0	0			COL	CODE REGISTER DATA[11:4]	GISTE 11:4]	щ			COL	CODE REGISTER DATA[3:0]	aISTEF ::0]		~ 	× ×	×   >	Writes data to all CODE registers	
LOAD_ALL	-	-	0	0	0	0	0	-	×	×	×	×	×	×	×	×	×	×	×	×	×	×	× ×	Updates all DAC latches with current CODE register data	
CODE_ALL LOAD_ALL	1	+	0	0	0	0	1	0			COL	CODE REGISTER DATA[11:4]	3ISTE 11:4]	щ.			COL	CODE REGISTER DATA[3:0]	aISTEF ::0]			 	× 	Simultaneously writes data to the all CODE registers while updating all DAC registers	
RETURN_ALL	Ļ-	-	0	0	0	0	Ţ.	-			RETL	RETURN REGISTER DATA[11:4]	EGIST 11:4]	E			RETU	RETURNREGISTER DATA[3:0]	GISTE 3:0]		~ ×	× ×	×	Writes data to all RETURN registers	
NO OPERATION COMMANDS	COMI	<b>IAND</b>	ပ္ခ																						
	-	-	0	0	0	-	×	×	×	×	×	×	$\times$	×	×	×	×	×	×	×	×	×	×		
No Operation	-	-	0	0	-	0	×	$\times$	×	×	×	×	×	×	×	×	×	×	×	×	×	~ ×	×	effect on the device, but will refresh the watchdog timer if	
	-	-	0	0	-	-	×	×	×	×	×	×	×	×	×	×	×	×	×	^ ×	×	× ×	×	safety level is set to Low	
Reserved Commands: Any commands not specifically listed above are reserved for Maxim internal use only.	ands:	Any c	somme	inds n	ot spe	cifical	lly liste	d abo	ve are	reserv	'ed foi	- Maxir	n inter	nal us	e only.										

Table 4. I<sup>2</sup>C Commands Summary (continued)

#### **RETURNn Command**

The RETURNn command (B[23:20] = 0111) sets the programmable default RETURN value. This value is used for all future watchdog, clear, and gate operations when RET is selected for the DAC using the DEFAULT command. Issuing this command with DAC\_ADDRESS set to all DACs will program the value for all RETURN registers and is equivalent to RETURN\_ALL. **Note:** This command is inaccessible when a watchdog timeout has occurred if the watchdog timer is configured for safety level = high or max.

#### **CODEn Command**

The CODEn command (B[23:20] = 1000) updates the CODE register contents for the selected DAC(s). Changes to the CODE register content based on this command will not affect DAC outputs directly unless the LDAC input is in a low state or the DAC latch has been configured as transparent using the CONFIG command. Issuing this command with DAC\_ADDRESS set to all DACs will program the value for all CODE registers and is equivalent to CODE\_ALL.

#### LOADn Command

The LOADn command (B[23:20] = 1001) updates the DAC register content for the selected DAC(s) by uploading the current contents of the selected CODE register(s) into the selected DAC register(s). Channels for which CODE content has not been modified since the last LOAD or LDAC operation will not be updated to reduce digital crosstalk. Issuing this command with DAC\_ADDRESS set to all DACs will update the contents of all DAC registers and is equivalent to LOAD\_ALL.

#### CODEn\_LOADn Command

The CODEn\_LOADn command (B[23:20] = 1011) updates the CODE register contents for the selected DAC(s) as well as the DAC register content of the selected DAC(s). Channels for which CODE content has not been modified since the last LOAD or LDAC operation will not be updated to reduce digital crosstalk. Issuing this command with DAC\_ADDRESS set to all DACs is equivalent to the CODE\_ALL\_LOAD\_ALL (B[23:16] = 1100\_0010) command.

#### CODEn\_LOAD\_ALL Command

The CODEn\_LOAD\_ALL command (B[23:20] = 1010) updates the CODE register contents for the selected DAC(s) as well as the DAC register content of all DACs. Channels for which CODE content has not been modified since the last LOAD or  $\overline{\text{LDAC}}$  operation will not be updat-

## Ultra-Small, Octal Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I<sup>2</sup>C Interface

B19	B18	B17	B16	DAC SELECTED
0	0	0	0	DAC0
0	0	0	1	DAC1
0	0	1	0	DAC2
0	0	1	1	DAC3
0	1	0	0	DAC4
0	1	0	1	DAC5
0	1	1	0	DAC6
0	1	1	1	DAC7
1	Х	Х	Х	ALL DACs

### Table 5. DAC Selection

ed to reduce digital crosstalk. Issuing this command with DAC\_ADDRESS set to all DACs will update the CODE and DAC register contents of all DACs and is equivalent to CODE\_ALL\_LOAD\_ALL. Note this command by definition will modify at least one CODE register; to avoid this use the LOAD command with DAC\_ADDRESS set to all DACs or the LOAD\_ALL command.

#### CODE\_ALL Command

The CODE\_ALL command  $(B[23:16] = 1100_{000})$  updates the CODE register contents for all DACs.

#### LOAD\_ALL Command

The LOAD\_ALL command (B[23:16] =  $1100_0001$ ) updates the DAC register content for all DACs by uploading the current contents of the CODE registers to the DAC registers.

#### CODE\_ALL\_LOAD\_ALL Command

The CODE\_ALL\_LOAD\_ALL command (B[23:16] = 1100\_0010) updates the CODE register contents for all DACs as well as the DAC register content of all DACs.

#### **RETURN\_ALL** Command

The RETURN\_ALL command (B[23:16] =  $1100_0011$ ) updates the RETURN register contents for all DACs.

#### **NO\_OP** Commands Command

All unused commands in the space (B[23:16] =  $1100_{X1XX}$  or  $1100_{1XXX}$ ) have no effect on the device, but will refresh the watchdog timer (if active) with the safety level set to low.

#### WDOG Command

The WDOG command (B[23:20] = 0001) updates the watchdog timeout settings and safety levels for the device. Timeout thresholds are selected in 1ms increments (1ms to 4095ms are available). The WD\_MASK bit can be used to mask the IRQ operation in response to the watchdog status, if WD\_MASK = 1, watchdog alarms will not assert IRQ. The watchdog alarm status (WD bit) can be polled using the available I<sup>2</sup>C status readback commands regardless of WD\_MASK settings. A write to this register will not reset a previously triggered watchdog alarm (use the WD\_RESET command for this purpose). The watchdog timer refresh and timeout behavior is defined by the programmable safety level below.

Available safety levels (WL[1:0]):

**Low (00):** Watchdog timer will refresh with the execution of any valid user mode command or no-op. Any successful slave address acknowledge qualifies to restart the watchdog timer (run to the ninth SCL edge), regardless of the command which follows. Issuing hardware CLR or LDAC falling edge will also refresh the watchdog timer. A triggered watchdog alarm does not prevent writes to

## Ultra-Small, Octal Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I<sup>2</sup>C Interface

any register. LDAC and CLR inputs still function after a watchdog timeout event.

**Medium (01):** A WD\_REFRESH command must be executed in order to refresh the watchdog timer. Other commands as well as <u>LDAC</u> or <u>CLR</u> activity do not refresh the watchdog timer. A triggered watchdog alarm does not prevent writes to any register. <u>LDAC</u> and <u>CLR</u> inputs still function after a watchdog timeout event.

**High (10):** A WD\_REFRESH command must be executed to refresh the watchdog timer. Other commands as well as <u>LDAC</u> or <u>CLR</u> activity do not refresh the watchdog timer. A triggered watchdog alarm prevents execution of all POWER, REF, CONFIG, DEFAULT, and RETURN commands. <u>LDAC</u> and <u>CLR</u> inputs still function after a watchdog timeout event.

**Max (11):** A WD\_REFRESH command must be executed to refresh the watchdog timer. Other commands, as well as <u>LDAC</u> or <u>CLR</u> activity, do not refresh the watchdog timer. A triggered watchdog alarm prevents execution of all POWER, REF, CONFIG, DEFAULT, and RETURN commands. <u>LDAC</u> and <u>CLR</u> are gated and do not function after a watchdog timeout event.

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	B9	<b>B</b> 8	<b>B</b> 7	<b>B</b> 6	<b>B</b> 5	B4	B3	B2	B1	<b>B0</b>
0	0	0	1	Х	X	Х	Х	C11	C10	C9	C8	C7	C6	C5	C4	C3	C2	C1	C0	WDM	WL1	WL0	Х
WD	og c	omma	and		Don't	Care			TIN	1EOU	T SEL	ECTIO	DN[11	:4]			TIME _ECTI		3:0]	WD_MASK	Lev 00: 0 10 10 Hig	ety vel: Low 1: ed 0:	Don't Care
		De	fault	Value	$\rightarrow$			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Х
		Сс	omma	nd By	/te					Da	ata Hi	gh By	te					D	ata L	ow By	rte		

### Table 7. Watchdog Safety Level Protection

WATCHDOG SAFETY LEVEL	ANY COMMAND REFRESHES WDT	CLR/LDAC REFRESHES WDT	SW_RESET PLUS WD_RFRS REFRESHES WDT	ALL REGISTERS ACCESSIBLE AFTER WDT TIMEOUT*	CLR/LDAC AFFECT DAC REGISTERS AFTER WDT TIMEOUT*
00 (Low)	Х	Х	Х	Х	Х
01 (Med)	_	—	Х	Х	Х
10 (High)	_	_	Х	_	Х
11 (Max)	_	_	Х	_	_

\*Unless otherwise affected by Watchdog HOLD or CLR configurations as set by the CONFIG command. See the CONFIG register definition for details.

### Table 6. WDOG Command Format

#### **REF Command**

The REF command (B[23:20] = 0010) updates the global reference setting used for all DAC channels. If an internal reference mode is selected, bit RF2 (B18) defines the reference power mode. If RF2 is set to zero (default), the reference will be powered down any time all DAC channels are powered down (i.e. the device is in STANDBY mode). If RF2 is set to one, the reference will remain powered even if all DAC channels are powered down, allowing continued operation of external circuitry (note in this mode the low current shutdown state is not available). This command is inaccessible when a watchdog timeout has occurred and the watchdog timer is configured with a safety level of high or max.

#### SW\_GATE\_CLR Command

The SW\_GATE\_CLR command (B[23:0] = 0011\_0000\_ 1001\_0110\_0011\_0000) will remove any existing GATE condition initiated by a previous SW\_GATE\_SET comand.

#### SW\_GATE\_SET Command

The SW\_GATE\_SET command (B[23:0] =  $0011_0001_1001_0110_0011_0000$ ) will initiate a GATE condition. Any DACs configured with GTB = 0 (see the <u>CONFIG</u> <u>Command</u> section) will have their outputs held at the selected DEFAULT value until the GATE condition is later removed by a subsequent SW\_GATE\_CLR command. While in gate mode, the CODE and DAC registers continue to function normally and are not reset (unless reset by a watchdog timeout).

## Ultra-Small, Octal Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I<sup>2</sup>C Interface

#### WD\_REFRESH Command

The WD\_REFRESH command (B[23:0] =  $0011_001_1001_010_101_001_0000$ ) will refresh the watchdog timer. This is the only command which will refresh the watchdog timer if the device is configured with a safety level of medium, high, or max. Use this command to prevent the watchdog timer from timing out.

#### WD\_RESET Command

A WD\_RESET command  $(B[23:0] = 0011_0011_1001_0110_0011_0000)$  will reset the watchdog interrupt (timeout) status and refresh the watchdog timer. Use this command to reset the IRQ timeout condition after the watchdog timer has timed out. Any DACs impacted by an existing timeout condition will return to normal operation.

#### SW\_CLEAR Command

A software clear command (B[23:0] =  $0011_0100_01_0110_0011_0000$ ) will clear the contents of the CODE and DAC registers to the DEFAULT state for all channels configured with CLB = 0 (see CONFIG command).

#### SW\_RESET Command

A software reset command (B[23:0] = 0011\_0101\_ 1001\_0110\_0011\_0000) will reset all CODE, DAC, and configuration registers to their defaults (including POWER, DEFAULT, CONFIG, WDOG, and REF registers), simulating a power-on reset.

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	B9	<b>B</b> 8	B7	<b>B</b> 6	B5	<b>B</b> 4	<b>B</b> 3	<b>B2</b>	B1	<b>B0</b>
0	0	1	0	0	RF2	RF1	RF0	X	X	Х	Х	Х	X	Х	Х	X	Х	X	Х	Х	X	Χ	Х
RI	EF Co	omma	nd	Reserved	0 = DAC Controlled 1 = Always ON	00: 01: 10:	Mode: EXT 2.5V 2.0V 4.0V				Don't	Care						Ľ	Don't	Care			
	Defa	ult Va	$lue \rightarrow$		0	0	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
			Comr	nand	Byte					D	ata Hi	gh By	te					Da	ita Lo	w By	te		

#### **Table 8. REF Command Format**

#### **POWER Command**

The POWER command (B[23:20] = 0100) updates the power mode settings of the selected DACs. DACs that are not selected do not update their power settings in response to the command. The new power setting is determined by bits PD[1:0] (B[7:6]) while the affected DAC(s) are selected using B[15:8]). If all DACs are powered down and the RF2 bit is not set, the device enters a STANDBY mode (all analog circuitry is disabled). This command is inaccessible when a watchdog timeout has

## Ultra-Small, Octal Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I<sup>2</sup>C Interface

occurred and the watchdog timer is configured with a safety level of high or max.

Available power modes (PD[1:0]):

Normal (00): DAC channel is active (default),

PD 1k $\Omega$  (01): Power down with 1k $\Omega$  termination to GND,

PD 100k $\Omega$  (10): Power down with 100k $\Omega$  termination to GND,

PD Hi-Z (11): Power down with high-impedance output.

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	<b>B</b> 9	<b>B</b> 8	B7	B6	<b>B</b> 5	<b>B</b> 4	<b>B</b> 3	B2	<b>B1</b>	<b>B</b> 0
0	1	0	0	0	0	0	0	7	6	5	4	3	2	1	0	PD1	PD0	X	х	х	Х	Χ	Х
PO'	WER C	Comma	and		Rese	erved			١	Multip	le DA	.C Sel	ectior	1		10 100	de: ) =		C	Don't	Care		
		De	efault \	Value	$\rightarrow$			1	1	1	1	1	1	1	1	0	0	Х	Х	Х	Х	Х	Х
		С	omma	nd By	te					D	ata Hi	gh By	rte					Dat	a Lov	v Byte	Э		

#### **Table 9. POWER Command Format**

#### **CONFIG Command**

The CONFIG command (B[23:16] = 0101) updates the watchdog, gate, load, and clear mode settings of the selected DACs. DACs which are not selected do not update their settings in response to the command. The new mode settings to be written are determined by bits B[7:3] while the affected DAC(s) are selected by B[15:8]. This command is inaccessible when a watchdog timeout has occurred and the watchdog timer is configured with a safety level of high or max.

#### Watchdog Configuration:

WDOG Config settings are written by WC[1:0] (B[7:6]):

DISABLE (WC = 00): Watchdog timeout does not affect the operation of the selected DAC.

GATE (WC = 01): DAC code is gated to DEFAULT value in response to watchdog timeouts. Unless otherwise prohibited by the watchdog safety level,  $\overline{\text{LDAC}}$ ,  $\overline{\text{CLR}}$ , and write operations to the CODE and DAC registers are accepted but will not be reflected on the DAC output until the watchdog timeout status is reset.

 $\overline{\text{CLR}}$  (WC = 10): CODE and DAC register contents are cleared to DEFAULT value in response to watchdog timeouts. All writes to CODE and DAC registers are ignored and  $\overline{\text{LDAC}}$  or  $\overline{\text{CLR}}$  input activity has no effect until the watchdog timeout status is reset, regardless of watchdog safety level.

HOLD (WC = 11): DAC code is held at its previously programmed value in response to watchdog time-out. All writes to DAC and CODE registers are ignored and LDAC or CLR input activity has no effect until the watchdog timeout status is reset, regardless of watchdog safety level.

**Note:** For the watchdog to timeout and have an impact, the function must first be enabled and configured using the WDOG command.

#### Gate Configuration:

The DAC GATE setting is written by GTB (B5); GATE operation is as follows:

GTB = 0: Enables software gating function (default), DAC outputs are gated to their DEFAULT settings as long as the device remains in GATE mode (set by SW\_GATE\_SET and removed by SW\_GATE\_CLR).

GTB = 1: Disable software gating function, DAC outputs are not impacted by GATE mode.

#### Load Configuration:

The LDAC\_ENB setting is written by LDB (B4); LDAC\_ENB operation is as follows:

LDB = 0: DAC latch is operational, enabling  $\overline{\text{LDAC}}$  and LOAD functions (default).

## Ultra-Small, Octal Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I<sup>2</sup>C Interface

LDB = 1: DAC latch is transparent, the CODE register content controls the DAC output directly.

#### **Clear Configuration:**

CLEAR\_ENB setting is written by CLB (B3); CLEAR\_ENB operation is as follows:

CLB = 0: Clear input and command functions impact the DAC (default), clearing CODE and DAC registers to their DEFAULT value.

CLB = 1: Clear input and command functions have no effect on the DAC.

### Table 10. CONFIG Command Format

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	<b>B</b> 9	<b>B</b> 8	B7	B6	B5	B4	B3	<b>B</b> 2	B1	<b>B</b> 0
0	1	0	1	0	0	0	0	7	6	5	4	3	2	1	0	WC1	WC0	GTB	LDB	CLB	Х	Х	Х
CON	IFIG (	Comm	nand		Rese	erved			ſ	Multip	le DA	.C Sel	ectior	1		Cor 0 DISA 01: 0 10: 0	0	GATE_ENB	LDAC_ENB	CLEAR_ENB	Do	n't Ca	are
		De	fault	Value	$\rightarrow$			1	1	1	1	1	1	1	1	0	0	0	0	0	Х	Х	Х
		Со	mma	nd B	yte					Da	ata Hi	gh By	/te					D	ata Lov	w Byte			

#### **DEFAULT Command**

The DEFAULT command (B[23:20] = 0110) selects the default value for selected DACs. DACs which are not selected do not update their default settings in response to the command. These default values are used for all future watchdog, clear, and gate operations. The new default setting is determined by bits DF[2:0] (B[7:5]) while the affected DAC(s) are selected using B[15:8]. This command is inaccessible when a watchdog timeout has occurred and the watchdog timer is configured with a safety level of high or max. Note the selected default values do not apply to resets initiated by SW\_RESET commands or supply cycling, both of which return all DACs to the values determined by the M/ $\overline{Z}$  input and reset this register to M/ $\overline{Z}$  mode.

## Ultra-Small, Octal Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I<sup>2</sup>C Interface

Available default values (DF[2:0]):

 $M/\overline{Z}$  (000): DAC channel defaults to value as selected by the  $M/\overline{Z}$  input (default).

ZERO (001): DAC channel defaults to zero scale.

MID (010): DAC channel defaults to midscale.

FULL (011): DAC channel defaults to full scale.

RETURN (100): DAC channel defaults to the value programmed by the RETURN command.

No Effect (101, 110, 111): DAC channel default behavior is unchanged.

### Table 11. DEFAULT Command Format

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
0	1	1	0	0	0	0	0	7	6	5	4	3	2	1	0	DF2	DF1	DF0	Х	X	Х	Х	Х
DEFA	AULT	Comr	nand		Rese	erved				Multip	le DA	C Sel	ectior	I		00 00 01 100:	ult Va 20: M/ 1: ZEF 10: MI 1: FU : RETU : No E	IZ RO D LL		Do	n't Ca	are	
		De	fault	√alue	$\rightarrow$			1	1	1	1	1	1	1	1	0	0	0	Х	Х	Х	Х	Х
		Сс	mma	nd By	/te					Da	ata Hi	gh By	te					Da	ita Lo	w Byt	e		

### **Applications Information**

#### **Power-On Reset (POR)**

When power is applied to  $V_{DD}$  and  $V_{DDIO}$ , the DAC output is set to zero scale. To optimize DAC linearity, wait until the supplies have settled and the internal setup and calibration sequence completes (200µs, typ).

#### Power Supplies and Bypassing Considerations

Bypass  $V_{DD}$  and  $V_{DDIO}$  with high-quality ceramic capacitors to a low-impedance ground as close as possible to the device. Minimize lead lengths to reduce lead inductance. Connect the GND to the analog ground plane.

#### Layout Considerations

Digital and AC transient signals on GND can create noise at the output. Connect GND to form the star ground for the DAC system. Refer remote DAC loads to this system ground for the best possible performance. Use proper grounding techniques, such as a multilayer board with a low-inductance ground plane, or star connect all ground return paths back to the MAX5823/MAX5824/MAX5825 GND. Carefully layout the traces between channels to reduce AC cross-coupling. Do not use wire-wrapped boards and sockets. Use shielding to maximize noise immunity. Do not run analog and digital signals parallel to one another, especially clock signals. Avoid routing digital lines underneath the MAX5823/MAX5824/MAX5825 package.

### **Definitions**

#### Integral Nonlinearity (INL)

INL is the deviation of the measured transfer function from a straight line drawn between two codes once offset and gain errors have been nullified.

#### **Differential Nonlinearity (DNL)**

DNL is the difference between an actual step height and the ideal value of 1 LSB. If the magnitude of the DNL  $\leq$  1 LSB, the DAC guarantees no missing codes and is monotonic. If the magnitude of the DNL  $\geq$  1 LSB, the DAC output may still be monotonic.

## Ultra-Small, Octal Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I<sup>2</sup>C Interface

### **Offset Error**

Offset error indicates how well the actual transfer function matches the ideal transfer function. The offset error is calculated from two measurements near zero code and near maximum code.

#### **Gain Error**

Gain error is the difference between the ideal and the actual full-scale output voltage on the transfer curve, after nullifying the offset error. This error alters the slope of the transfer function and corresponds to the same percentage error in each step.

#### **Zero-Scale Error**

Zero-scale error is the difference between the DAC output voltage when set to code zero and ground. This includes offset and other die level nonidealities.

#### **Full-Scale Error**

Full-scale error is the difference between the DAC output voltage when set to full scale and the reference voltage. This includes offset, gain error, and other die level non-idealities.

#### **Settling Time**

The settling time is the amount of time required from the start of a transition, until the DAC output settles to the new output value within the converter's specified accuracy.

#### **Digital Feedthrough**

Digital feedthrough is the amount of noise that appears on the DAC output when the DAC digital control lines are toggled.


#### **Digital-to-Analog Glitch Impulse**

A major carry transition occurs at the midscale point where the MSB changes from low to high and all other bits change from high to low, or where the MSB changes from high to low and all other bits change from low to high. The duration of the magnitude of the switching glitch during a major carry transition is referred to as the digital-to-analog glitch impulse. Although all bits change, larger steps may lead to larger glitch energy.

The digital-to-analog power-up glitch is the duration of the magnitude of the switching glitch that occurs as the device exits power-down mode.


# Ultra-Small, Octal Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I<sup>2</sup>C Interface


# **Detailed Functional Diagram**



## Ultra-Small, Octal Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I<sup>2</sup>C Interface

# **Typical Operating Circuits**





# Ultra-Small, Octal Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I<sup>2</sup>C Interface

## **Ordering Information**

PART	TEMPERATURE RANGE	PIN-PACKAGE	<b>RESOLUTION (BIT)</b>
MAX5823AUP+	-40°C to +125°C	20 TSSOP	8
MAX5823AWP+T	-40°C to +125°C	20 WLP	8
MAX5824AUP+	-40°C to +125°C	20 TSSOP	10
MAX5825AAUP+	-40°C to +125°C	20 TSSOP	12
MAX5825AWP+T	-40°C to +125°C	20 WLP	12
MAX5825BAUP+	-40°C to +125°C	20 TSSOP	12

Note: All devices are specified over the -40°C to +125°C temperature range.

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

### **Chip Information**

PROCESS: BICMOS

### **Package Information**

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
20 TSSOP	U20+1	<u>21-0066</u>	<u>90-0116</u>
20 WLP	W202C2+1	<u>21-0059</u>	Refer to Application Note 1891

# Ultra-Small, Octal Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I<sup>2</sup>C Interface

### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	2/12	Initial release	_
1	11/12	Revised the <i>Electrical Characteristics</i> , <i>Ordering Information</i> , <i>Typical Operating Characteristics</i> , <i>Pin Configuration</i> , <i>Pin Description</i> , <i>CODEn_LOADn Command</i> , and <i>Offset Error</i> sections. Added the Zero-Scale Error and Full-Scale Error sections.	1, 3, 5, 7, 9–12, 14, 15, 25, 28–31, 34
2	2/13	Released the MAX5823/MAX5824/MAX5825B. Updated the <i>Electrical Characteristics</i> global and Note 3.	2–7, 35
3	8/19	Updated Ordering Information table	34

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:

MAX5825AEVKIT# MAX5825PMB1# MAX5823AUP+T MAX5824AUP+T MAX5823AUP+ MAX5824AUP+

Other:

MAX5825AAUP+T MAX5825AAUP+